



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/701,497	11/06/2003	Yoshitaka Sasago	XA-9693A	7623
181	7590	12/19/2005	EXAMINER	
MILES & STOCKBRIDGE PC 1751 PINNACLE DRIVE SUITE 500 MCLEAN, VA 22102-3833			THOMAS, TONIAE M	
			ART UNIT	PAPER NUMBER
			2822	

DATE MAILED: 12/19/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s) AK	
	10/701,497	SASAGO ET AL.	
	Examiner	Art Unit	
	Toniae M. Thomas	2822	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 03 October 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 29-47 is/are pending in the application.
- 4a) Of the above claim(s) 32-43 is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 29 and 44-47 is/are rejected.
- 7) ☒ Claim(s) 30 and 31 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 06 November 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☒ Certified copies of the priority documents have been received in Application No. 10/166,145.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date <u>11/06/03</u> | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. This action is a first Office action on the merits of Application Serial No. 10/701,497. Currently, claims 29-47 are pending.

Election/Restrictions

2. Applicant's election without traverse of the species of Group i in the reply filed on 03 October 2005 is acknowledged. Claims 32-43 have been withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected species, there being no allowable generic or linking claim.

Information Disclosure Statement

3. The information disclosure statement filed 06 November 2003 fails to comply with 37 CFR 1.98(a)(2), which requires a legible copy of each cited foreign patent document; each non-patent literature publication or that portion which caused it to be listed; and all other information or that portion which caused it to be listed. Accordingly, the foreign patent documents designated as citations AJ and AK and the non-patent literature documents designated as citations AP and AQ have not been considered. While these documents may have been cited in the parent application, Serial No. 10/166,145, the documents are not available in the Image File Wrapper (IFW) database and, therefore, cannot be considered by the examiner. All the US patent documents cited in the IDS filed on 06 November 2003 have been considered (see copy of 1449 attached hereto).

4. In response to this Office action, Applicants are required to submit a copy of each of the abovementioned foreign and non-patent literature documents for examiner's review.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 29 and 44-47 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hsu et al. (US 6,232,173 B1) in view of Montree et al. (US 6,368,915 B1).

The Hsu et al. patent (Hsu) discloses a method for manufacturing a nonvolatile semiconductor memory device (figs. 5a-5l, 7a-7c, and accompanying text). The method comprises: forming a well of a first conductivity in a semiconductor substrate (col. 8, lines 36-40); forming a pair of source and drain regions in the well, the source and drain regions being of a second conductivity type (figs. 7a and 5e)¹; forming a first gate 209 on the

¹ Figure 7a clearly shows that the source and drain regions, which are designated by "n+," are n-type semiconductor regions. This means that the stacked gate transistor in the nonvolatile memory area is an n-channel transistor. To render the transistor operable, the conductivity type of the well region in the nonvolatile memory area of the substrate must be opposite the conductivity type of the source drain regions. Thus, it is inherent that the conductivity of the well region in the nonvolatile memory portion of the substrate is p-type. Accordingly, for purposes of examination, the first conductivity type is p-type and the second conductivity type is n-type.

Art Unit: 2822

substrate via a first gate insulator 206 (fig. 5b; col. 8, lines 47-52; col. 8, line 66 - col. 9, line 6 *and* fig. 5e and col. 9, lines 7-19); forming a second gate 218 on a second insulator 217 film covering the first gate (fig. 5h and col. 9, lines 41-45 *and* fig. 5i and col. 10, lines 10-20; forming a third gate, which is designated "control gate," via the second insulator film 217 relative to the first gate and via a third insulator film 225 relative to the second gate 218 (figs. 5j, 5k and col. 10, line 51 - col. 11, line 5).

Hsu does not teach forming an impurity doped region of the first conductivity type, in this case p-type, in the channel region between the source and drain, wherein the impurity doped region is not in contact with the source and drain.

The Montree et al. patent (Montree) discloses a method for manufacturing a nonvolatile semiconductor memory device (figs. 1-12 and accompanying text). The method comprises: forming a silicon body 1 of a first conductivity type, p-type (col. 10, lines 28-33); forming a source region 9, 11 and a drain region 9, 12 of a second conductivity type, n-type, in the silicon body (figs. 1, 2; col. 6, lines 35-42; and col. 6, lines 46-53); and forming an impurity doped region 16 of the first conductivity type in the channel region between the source and drain, wherein the impurity doped region is not in contact with the source and drain (fig. 6 and col. 7, lines 18-31).²

² In one embodiment, the impurity region 16 is used to suppress punchthrough between the source and drain (). In order for the region 16 to function in this capacity, it must have a higher dopant concentration than the silicon body 1.

Art Unit: 2822

One of phosphorus and arsenic ions is used for the n-type impurity (col. 6, lines 35-42; and col. 6, lines 46-53), while boron ions are used for the p-type impurity (col. 7, lines 19-24).

Hsu and Montree are from the same field of endeavor, methods for manufacturing semiconductor devices and the devices formed therefrom. Thus, the purpose for which Montree is relied upon in this action would have been recognized in the primary prior art reference to Hsu by one of ordinary skill in the art at the time the invention was made.

It would have been obvious to one having ordinary skill in the, at the time the invention was made, to form an impurity doped region of the first conductivity type in the channel region between the source and drain regions, as taught by Montree, because the impurity doped region is capable of suppressing punchthrough between the source and drain regions (Montree - col. 7, lines 24-29).

Neither Hsu nor Montree explicitly disclose an embodiment, wherein the first conductivity type is n-type and the second conductivity type is p-type. However, in the fabrication of devices comprising MOS transistors, it is routine and well known in the art to form devices such that the first conductivity type is n-type and the second conductivity type is p-type. The selection is made according to the type of transistor the device requires, an n-channel MOS transistor or a p-channel MOS transistor. It would have been obvious to one of ordinary skill in the art, at the time the invention was made, to form the

Art Unit: 2822

nonvolatile memory device of Hsu such that the first conductivity type is n-type and the second conductivity type is p-type, because the method of Hsu and Montree is applicable to both n-channel devices and p-channel devices.

Allowable Subject Matter


6. Claims 30 and 31 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Toniae M. Thomas whose telephone number is (571) 272-1846. The examiner can normally be reached on Monday through Friday from 8:30 a.m. to 5:30 p.m.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Zandra Smith can be reached on (571) 272-2429. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

TMT
01 December 2005



Mary Wilczewski
Primary Examiner